Examiner Jesse David Diller has allowed 76 of 91 decided applications in Computer Architecture, Software, and Information Security.
Jesse David Diller maintains a public record in Technology Center 2100 (Computer Architecture, Software, and Information Security). Across dozens of decided applications, the examiner's allowance rate is 84%. This figure represents the percentage of applications that were allowed among all decided applications (allowed and abandoned); pending applications are excluded from this calculation. The examiner's work spans a single art unit within TC 2100. The allowance rate reflects the examiner's historical record and is not a prediction for any specific application.
This pooled record aggregates the examiner's decisions across all assigned art units within TC 2100. The overall allowance rate describes past outcomes across dozens of decided applications and reflects historical patterns only. Aggregate statistics describe what has occurred, not what will occur in any individual case. The record does not predict the outcome of any pending or future application.
These are aggregate statistics from this examiner's past public record — not predictions about any specific application. The per-art-unit figures below show how the record varies across art units. Our approach to patent prosecution →
Each section benchmarks this examiner against that art unit's average. Figures are this examiner's own public record within the art unit; the overall rate above pools them.
Primarily examines computer-aided design (CAD).
Allowance rate for applications with an examiner interview versus without one.
A correlation, not proof that interviews cause allowances. Based on 15 decided applications with an interview and 76 without.
Lynch LLP represents applicants in patent prosecution before the USPTO. These are general resources about the firm's services — not advice about this examiner or any specific application.
Methodology. This page pools every art unit in which Examiner Jesse David Diller has a public record within Technology Center 2100. Statistics are computed from publicly available USPTO records, refreshed on a recurring schedule. This page's data was last updated July 14, 2026. The overall allowance rate is total allowed divided by total decided applications (allowed plus abandoned) across all art units — not an average of the per-art-unit rates; pending applications are excluded. Figures are rounded for display. Pooled sample: 91 applications.
Rejection rates. Each §-rate is the share of this examiner's applications that drew at least one office-action rejection in which that statutory ground appears; applications with no rejection on record are excluded, and because grounds can co-occur the four do not sum to 100%. The art-unit figure beside each is the unweighted mean of the per-examiner rates across the art unit, published for §101 and §103 only. Beside the overall allowance rate we show a benchmark: for a single-art-unit examiner it is exactly that art unit's average, labeled “art-unit average”; for an examiner spanning several art units it is the “weighted peer average” — the per-art-unit averages, weighted by this examiner's application count in each — labeled distinctly because it is a blended figure, not any single art unit's average. Both are built from the same per-art-unit averages the panels show.
Lynch LLP is not affiliated with, endorsed by, or sponsored by the United States Patent and Trademark Office. Examiner statistics are derived from publicly available USPTO data.
These statistics describe past examiner behavior and do not predict the outcome of any particular application. Past results do not guarantee future outcomes. Where this page compares an examiner's allowance rate to an art-unit average, that comparison is a factual description of the public record, not a characterization of any individual examiner's conduct or competence.
This page is for general informational purposes and is not legal advice. No attorney-client relationship is formed by viewing it. Full disclaimers →
ATTORNEY ADVERTISING — Sean Lynch, Partner, Lynch LLP